Introduction
Carbon nanotubes are one of promising materials for CMOS devices because of their high carrier mobility for both of electrons and holes. For CMOS applications, it is necessary to control the polarity of conduction carriers. In the previous study, we have realized air-stable, high-performance, Si-process compatible, n-type carbon nanotube field-effect transistors (CNFETs) and CMOS inverters, utilizing fixed charges in the high-k gate insulator deposited by atomic layer deposition (ALD) [1, 2] . However, we have not fully understood the location and origin of the fixed charges, nor their effect on the device property.
In this study, we have studied the electrostatic property of the interfaces of the gate insulator layer by Kelvin probe force microscopy (KFM). Charge distributions are measured for the interfaces between HfO 2 and a Au contact and between HfO 2 and a SiO 2 /Si substrate. In addition, the formation of interface dipole is investigated for a-few-monolayer HfO 2 layer. Figure 1 (a) and (b) show the schematic structures of the samples used in this study to measure the interface charges by KFM. These structures respectively imitate the gate insulator on the source (drain) contact electrodes, and the gate insulator on the SiO 2 /Si substrate in CNFETs. The HfO 2 was deposited on a Au electrode or on a 10-nm-thick-SiO 2 /Si substrate by ALD technique at 250˚C, followed by post-deposition annealing at 300˚C in vacuum. Then, the HfO 2 layer was partially removed by reactive ion etching.
Experimental
The circuit configuration for KFM measurement is also schematically shown in Fig. 1 . In the KFM measurement, V DC is adjusted so that the electrostatic force between the tip and sample becomes zero, thus the contact potential difference (V CPD ) is measured as -V DC . The V CPD was measured at room temperature in vacuum with a Au-coated conductive tip.
Results and discussion
First, we studied the interface between the contact electrode and the gate insulator with the sample shown in Fig.  1(a) . Figure 2 shows the line profile of V CPD measured by KFM for the thickness of HfO 2 of 6 nm. The surface potential of the HfO 2 layer (V s ), which is given by the difference between V CPD 's measured on the HfO 2 surface and on the Au surface, was about 0.9 V. The surface potential of HfO 2 increased with the thickness of the HfO 2 layer (t), and saturated at about 10 nm as shown in Fig. 3 . The maximum surface potential was about 1 V. The space charge (N(t)) in the HfO 2 layer was evaluated from the thickness dependence by where  0  r is the dielectric constant and q is elementary charge. Figure 4 shows the space charge distribution in the HfO 2 layer. This result indicates that most of the positive charges distribute within 10 nm from the interface. The integrated sheet charge density was 4.510 13 cm -2 . We also studied the interface between the HfO 2 gate insulator and a SiO 2 /Si substrate. Figure 5 and 6 shows the surface potential of the HfO 2 layer on the SiO 2 /Si substrate, and the space charge distribution in the HfO 2 layer, respectively. The integrated sheet charge density was 6.110 13 cm -2 . In addition, we found that a one-monolayer deposition of HfO 2 built up the surface potential by  ~ 0.4 V. This suggests an existence of the interface dipole layer between the SiO 2 and HfO 2 . Figure 7 summarizes the schematic energy diagrams suggested from this study for (a) the HfO 2 /Au structure and (b) the HfO 2 /SiO 2 /Si structure. The positive charges distributing near the interface build up the potential in the HfO 2 layer. In the case of HfO 2 /SiO 2 interface, the potential varies abruptly at the interface due to the interface dipole.
Conclusions
We have studied the interfaces of HfO 2 gate insulator for CNFETs by KFM. The results show the positive charges distribute near the interfaces between the HfO 2 and Au contact and between the HfO 2 and the SiO 2 /Si substrate. In addition, it was suggested that there existed an interface dipole between the HfO 2 and SiO 2 /Si substrate. 
